)]}'
{"specs/queens/cyborg-fpga-driver-proposal.rst":[{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":29,"context_line":"Use Cases"},{"line_number":30,"context_line":"---------"},{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_20dde86f","line":32,"range":{"start_line":32,"start_character":44,"end_line":32,"end_character":49},"updated":"2018-01-03 19:15:33.000000000","message":"checking","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":29,"context_line":"Use Cases"},{"line_number":30,"context_line":"---------"},{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_8b72ac10","line":32,"range":{"start_line":32,"start_character":44,"end_line":32,"end_character":49},"in_reply_to":"9f91af0f_20dde86f","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_e0e62045","line":34,"range":{"start_line":34,"start_character":30,"end_line":34,"end_character":41},"updated":"2018-01-03 19:15:33.000000000","message":"accelerators","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_71cc20bc","line":34,"range":{"start_line":34,"start_character":53,"end_line":34,"end_character":59},"updated":"2018-01-03 19:15:33.000000000","message":"such","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_2b636044","line":34,"range":{"start_line":34,"start_character":53,"end_line":34,"end_character":59},"in_reply_to":"9f91af0f_71cc20bc","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource check periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_4b66e453","line":34,"range":{"start_line":34,"start_character":30,"end_line":34,"end_character":41},"in_reply_to":"9f91af0f_e0e62045","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_51f47ccf","line":36,"updated":"2018-01-03 19:15:33.000000000","message":"Q: When user is only asking for an empty FPGA region, is it still required to call the \"program()\" API? Since I assume this API is only responsible for changing the IPs in the region.","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_2bb920cb","line":36,"in_reply_to":"9f91af0f_51f47ccf","updated":"2018-01-05 10:23:13.000000000","message":"He should not require the program API.\nAgent should maintain which is empty. \n\nNot sure an programmed FPGA region can be erased, will check.","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_51c1dc7f","line":37,"range":{"start_line":37,"start_character":39,"end_line":37,"end_character":54},"updated":"2018-01-03 19:15:33.000000000","message":"their accelerators","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_b13708b1","line":37,"range":{"start_line":37,"start_character":69,"end_line":37,"end_character":75},"updated":"2018-01-03 19:15:33.000000000","message":"will","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_eb5c987f","line":37,"range":{"start_line":37,"start_character":39,"end_line":37,"end_character":54},"in_reply_to":"9f91af0f_51c1dc7f","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":34,"context_line":"details of all available FPGA accelerator on the host. Such as BDF, PID, VID,"},{"line_number":35,"context_line":"IMAGE_ID, PF/VF type."},{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_0b60dc31","line":37,"range":{"start_line":37,"start_character":69,"end_line":37,"end_character":75},"in_reply_to":"9f91af0f_b13708b1","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_11fef4ad","line":39,"range":{"start_line":39,"start_character":3,"end_line":39,"end_character":5},"updated":"2018-01-03 19:15:33.000000000","message":"I think Cyborg can also provide PFs to users.","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_31221854","line":39,"range":{"start_line":39,"start_character":43,"end_line":39,"end_character":59},"updated":"2018-01-03 19:15:33.000000000","message":"More details can be found in ref...","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_ab56905b","line":39,"range":{"start_line":39,"start_character":3,"end_line":39,"end_character":5},"in_reply_to":"9f91af0f_11fef4ad","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":36,"context_line":""},{"line_number":37,"context_line":"* When user uses empty FPGA regions as its accelerator, cyborg agent should"},{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_cb519464","line":39,"range":{"start_line":39,"start_character":43,"end_line":39,"end_character":59},"in_reply_to":"9f91af0f_31221854","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":43,"context_line":""},{"line_number":44,"context_line":"In general, the goal is to develop the Cyborg FPGA driver that supports"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_511d5c0d","line":41,"range":{"start_line":41,"start_character":9,"end_line":41,"end_character":15},"updated":"2018-01-03 19:15:33.000000000","message":"changes","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":38,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":39,"context_line":"of VF, and local image path to the driver. More details ref [2]_."},{"line_number":40,"context_line":""},{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":43,"context_line":""},{"line_number":44,"context_line":"In general, the goal is to develop the Cyborg FPGA driver that supports"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_6b50885e","line":41,"range":{"start_line":41,"start_character":9,"end_line":41,"end_character":15},"in_reply_to":"9f91af0f_511d5c0d","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":43,"context_line":""},{"line_number":44,"context_line":"In general, the goal is to develop the Cyborg FPGA driver that supports"},{"line_number":45,"context_line":"discover/program interfaces for FPGA accelerator framework."},{"line_number":46,"context_line":""},{"line_number":47,"context_line":"The driver should include the follow functions:"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_11c5945b","line":44,"range":{"start_line":44,"start_character":35,"end_line":44,"end_character":38},"updated":"2018-01-03 19:15:33.000000000","message":"a","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":41,"context_line":"Proposed change"},{"line_number":42,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":43,"context_line":""},{"line_number":44,"context_line":"In general, the goal is to develop the Cyborg FPGA driver that supports"},{"line_number":45,"context_line":"discover/program interfaces for FPGA accelerator framework."},{"line_number":46,"context_line":""},{"line_number":47,"context_line":"The driver should include the follow functions:"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_8b4b8cae","line":44,"range":{"start_line":44,"start_character":35,"end_line":44,"end_character":38},"in_reply_to":"9f91af0f_11c5945b","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":81,"context_line":""},{"line_number":82,"context_line":"FPGA driver will not touch Data model."},{"line_number":83,"context_line":"The Cyborg Agent can call FPGA driver to update the database"},{"line_number":84,"context_line":"when discover/program operations."},{"line_number":85,"context_line":""},{"line_number":86,"context_line":"REST API impact"},{"line_number":87,"context_line":"---------------"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_7184200d","line":84,"range":{"start_line":84,"start_character":0,"end_line":84,"end_character":4},"updated":"2018-01-03 19:15:33.000000000","message":"during the","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":81,"context_line":""},{"line_number":82,"context_line":"FPGA driver will not touch Data model."},{"line_number":83,"context_line":"The Cyborg Agent can call FPGA driver to update the database"},{"line_number":84,"context_line":"when discover/program operations."},{"line_number":85,"context_line":""},{"line_number":86,"context_line":"REST API impact"},{"line_number":87,"context_line":"---------------"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_2bc84020","line":84,"range":{"start_line":84,"start_character":0,"end_line":84,"end_character":4},"in_reply_to":"9f91af0f_7184200d","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":86,"context_line":"REST API impact"},{"line_number":87,"context_line":"---------------"},{"line_number":88,"context_line":""},{"line_number":89,"context_line":"The ralated FPGA accelerator APIs is out scope of this spec."},{"line_number":90,"context_line":"The proposal FPGA management framwork cyborg [1]_ will propose to change it."},{"line_number":91,"context_line":""},{"line_number":92,"context_line":"Security impact"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_5179dc2c","line":89,"range":{"start_line":89,"start_character":37,"end_line":89,"end_character":59},"updated":"2018-01-03 19:15:33.000000000","message":"out of scope for this spec","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":86,"context_line":"REST API impact"},{"line_number":87,"context_line":"---------------"},{"line_number":88,"context_line":""},{"line_number":89,"context_line":"The ralated FPGA accelerator APIs is out scope of this spec."},{"line_number":90,"context_line":"The proposal FPGA management framwork cyborg [1]_ will propose to change it."},{"line_number":91,"context_line":""},{"line_number":92,"context_line":"Security impact"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_4bcb441d","line":89,"range":{"start_line":89,"start_character":37,"end_line":89,"end_character":59},"in_reply_to":"9f91af0f_5179dc2c","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":113,"context_line":"---------------------"},{"line_number":114,"context_line":""},{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_519ebc54","line":116,"range":{"start_line":116,"start_character":0,"end_line":116,"end_character":7},"updated":"2018-01-03 19:15:33.000000000","message":"depending","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":113,"context_line":"---------------------"},{"line_number":114,"context_line":""},{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_0bd53cb9","line":116,"range":{"start_line":116,"start_character":0,"end_line":116,"end_character":7},"in_reply_to":"9f91af0f_519ebc54","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_b12b88e9","line":118,"range":{"start_line":118,"start_character":21,"end_line":118,"end_character":25},"updated":"2018-01-03 19:15:33.000000000","message":"This is too specific to Intel FPGAs. For Xlinix, or even the other vendors, this should not be required.","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_11a83475","line":118,"range":{"start_line":118,"start_character":5,"end_line":118,"end_character":9},"updated":"2018-01-03 19:15:33.000000000","message":"needs","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_abdbf0ea","line":118,"range":{"start_line":118,"start_character":5,"end_line":118,"end_character":9},"in_reply_to":"9f91af0f_11a83475","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":115,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":116,"context_line":"depends on."},{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_6be5e8a7","line":118,"range":{"start_line":118,"start_character":21,"end_line":118,"end_character":25},"in_reply_to":"9f91af0f_b12b88e9","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"95af3fca2cfcb1d7d066b63f24ead2ce87f4c037","unresolved":false,"context_lines":[{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""},{"line_number":122,"context_line":"Developer impact"},{"line_number":123,"context_line":"----------------"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_71350046","line":120,"range":{"start_line":120,"start_character":6,"end_line":120,"end_character":7},"updated":"2018-01-03 19:15:33.000000000","message":"see","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":14131,"name":"shaohef","email":"shaohe.feng@intel.com","username":"shaohefeng"},"change_message_id":"9acd2e5f7f91edbdcc2ddde1b4c406b8f52cb953","unresolved":false,"context_lines":[{"line_number":117,"context_line":""},{"line_number":118,"context_line":"User need to install OPAE stack in the guest to access accelerators."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please ref [2]_ for details."},{"line_number":121,"context_line":""},{"line_number":122,"context_line":"Developer impact"},{"line_number":123,"context_line":"----------------"}],"source_content_type":"text/x-rst","patch_set":2,"id":"9f91af0f_8be06c98","line":120,"range":{"start_line":120,"start_character":6,"end_line":120,"end_character":7},"in_reply_to":"9f91af0f_71350046","updated":"2018-01-05 10:23:13.000000000","message":"Done","commit_id":"06994abb82716ea69e88e4ff1ec2c3efbc67d24d"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":15,"context_line":"Problem description"},{"line_number":16,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":17,"context_line":""},{"line_number":18,"context_line":"A field-programmable gate array (FPGA) is an integrated circuit designed to be"},{"line_number":19,"context_line":"configured by a customer or a designer after manufacturing. Their advantage lies"},{"line_number":20,"context_line":"in that they are sometimes significantly faster for some applications because of"},{"line_number":21,"context_line":"their parallel nature and optimality in terms of the number of gates used for a"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_62417d39","line":18,"range":{"start_line":18,"start_character":2,"end_line":18,"end_character":32},"updated":"2018-01-05 21:36:58.000000000","message":"Field Programmable Gate Array","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":16,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":17,"context_line":""},{"line_number":18,"context_line":"A field-programmable gate array (FPGA) is an integrated circuit designed to be"},{"line_number":19,"context_line":"configured by a customer or a designer after manufacturing. Their advantage lies"},{"line_number":20,"context_line":"in that they are sometimes significantly faster for some applications because of"},{"line_number":21,"context_line":"their parallel nature and optimality in terms of the number of gates used for a"},{"line_number":22,"context_line":"certain process. Hence, using FPGA for application acceleration in cloud has been"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_224b7559","line":19,"range":{"start_line":19,"start_character":60,"end_line":19,"end_character":65},"updated":"2018-01-05 21:36:58.000000000","message":"The","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":23,"context_line":"becoming desirable."},{"line_number":24,"context_line":""},{"line_number":25,"context_line":"There is a management framwork in cyborg [1]_ for heterogeneous accelerators"},{"line_number":26,"context_line":",tracking and deploying FPGAs. This spec will add a FPGA driver for Cyborg to"},{"line_number":27,"context_line":"manage specific FPGA devices."},{"line_number":28,"context_line":""},{"line_number":29,"context_line":"Use Cases"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_c25ac928","line":26,"updated":"2018-01-05 21:36:58.000000000","message":"missing whitespace","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":29,"context_line":"Use Cases"},{"line_number":30,"context_line":"---------"},{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource checking periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerators on the host, such as BDF(Bus,"},{"line_number":35,"context_line":"Device, Function), PID(Product id) VID(Vendor id), IMAGE_ID and PF(Physical"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_62ddfd6e","line":32,"range":{"start_line":32,"start_character":7,"end_line":32,"end_character":13},"updated":"2018-01-05 21:36:58.000000000","message":"Cyborg","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":29,"context_line":"Use Cases"},{"line_number":30,"context_line":"---------"},{"line_number":31,"context_line":""},{"line_number":32,"context_line":"* When cyborg agent starts or does resource checking periodically, the cyborg"},{"line_number":33,"context_line":"FPGA driver should enumerate the list of the FPGA devices, and report the"},{"line_number":34,"context_line":"details of all available FPGA accelerators on the host, such as BDF(Bus,"},{"line_number":35,"context_line":"Device, Function), PID(Product id) VID(Vendor id), IMAGE_ID and PF(Physical"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_82d8417f","line":32,"range":{"start_line":32,"start_character":71,"end_line":32,"end_character":77},"updated":"2018-01-05 21:36:58.000000000","message":"Cyborg","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":35,"context_line":"Device, Function), PID(Product id) VID(Vendor id), IMAGE_ID and PF(Physical"},{"line_number":36,"context_line":"Function)/VF(Virtual Function) type."},{"line_number":37,"context_line":""},{"line_number":38,"context_line":"* When user uses empty FPGA regions as their accelerators, cyborg agent will"},{"line_number":39,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":40,"context_line":"of PF/VF, and local image path to the driver. More details can be found in ref"},{"line_number":41,"context_line":"[2]_."}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_42e23931","line":38,"range":{"start_line":38,"start_character":59,"end_line":38,"end_character":65},"updated":"2018-01-05 21:36:58.000000000","message":"Cyborg","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":27458,"name":"Li Liu","email":"liliueecg@gmail.com","username":"liliu"},"change_message_id":"98fb620e1d38665ffd53ff29030d65f095672b75","unresolved":false,"context_lines":[{"line_number":39,"context_line":"call driver\u0027s program() interface. Cyborg agent should provide BDF"},{"line_number":40,"context_line":"of PF/VF, and local image path to the driver. More details can be found in ref"},{"line_number":41,"context_line":"[2]_."},{"line_number":42,"context_line":""},{"line_number":43,"context_line":"Proposed changes"},{"line_number":44,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"},{"line_number":45,"context_line":""}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_4e46e851","line":42,"range":{"start_line":42,"start_character":0,"end_line":42,"end_character":0},"updated":"2018-01-05 18:40:58.000000000","message":"Could you add another use case here to describe the plugin scheme that allows different vendor to write their own logics.","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":88,"context_line":"REST API impact"},{"line_number":89,"context_line":"---------------"},{"line_number":90,"context_line":""},{"line_number":91,"context_line":"The ralated FPGA accelerator APIs is out of scope for this spec."},{"line_number":92,"context_line":"The proposal FPGA management framwork cyborg [1]_ will propose to change it."},{"line_number":93,"context_line":""},{"line_number":94,"context_line":"Security impact"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_a270e5a6","line":91,"range":{"start_line":91,"start_character":4,"end_line":91,"end_character":11},"updated":"2018-01-05 21:36:58.000000000","message":"related","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":89,"context_line":"---------------"},{"line_number":90,"context_line":""},{"line_number":91,"context_line":"The ralated FPGA accelerator APIs is out of scope for this spec."},{"line_number":92,"context_line":"The proposal FPGA management framwork cyborg [1]_ will propose to change it."},{"line_number":93,"context_line":""},{"line_number":94,"context_line":"Security impact"},{"line_number":95,"context_line":"---------------"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_82aa81cf","line":92,"range":{"start_line":92,"start_character":4,"end_line":92,"end_character":44},"updated":"2018-01-05 21:36:58.000000000","message":"FPGA management framework for Cyborg","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":89,"context_line":"---------------"},{"line_number":90,"context_line":""},{"line_number":91,"context_line":"The ralated FPGA accelerator APIs is out of scope for this spec."},{"line_number":92,"context_line":"The proposal FPGA management framwork cyborg [1]_ will propose to change it."},{"line_number":93,"context_line":""},{"line_number":94,"context_line":"Security impact"},{"line_number":95,"context_line":"---------------"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_42b47935","line":92,"range":{"start_line":92,"start_character":50,"end_line":92,"end_character":76},"updated":"2018-01-05 21:36:58.000000000","message":"will alter the proposal.","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":114,"context_line":"Other deployer impact"},{"line_number":115,"context_line":"---------------------"},{"line_number":116,"context_line":""},{"line_number":117,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":118,"context_line":"depending on."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please see ref [2]_ for details."}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_0288b16e","line":117,"range":{"start_line":117,"start_character":17,"end_line":117,"end_character":23},"updated":"2018-01-05 21:36:58.000000000","message":"install","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":115,"context_line":"---------------------"},{"line_number":116,"context_line":""},{"line_number":117,"context_line":"Deployers should intall the specific FPGA management stack that the driver"},{"line_number":118,"context_line":"depending on."},{"line_number":119,"context_line":""},{"line_number":120,"context_line":"Please see ref [2]_ for details."},{"line_number":121,"context_line":""}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_a27ea568","line":118,"range":{"start_line":118,"start_character":0,"end_line":118,"end_character":9},"updated":"2018-01-05 21:36:58.000000000","message":"depends","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"},{"author":{"_account_id":11878,"name":"Rushil Chugh","email":"rushil.chugh@gmail.com","username":"rushil"},"change_message_id":"a8b73c8297b608cb63760fa73e06cf6ff4cf787e","unresolved":false,"context_lines":[{"line_number":122,"context_line":"Developer impact"},{"line_number":123,"context_line":"----------------"},{"line_number":124,"context_line":""},{"line_number":125,"context_line":"None"},{"line_number":126,"context_line":""},{"line_number":127,"context_line":"Implementation"},{"line_number":128,"context_line":"\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d\u003d"}],"source_content_type":"text/x-rst","patch_set":3,"id":"9f91af0f_c2f649fa","line":125,"range":{"start_line":125,"start_character":0,"end_line":125,"end_character":4},"updated":"2018-01-05 21:36:58.000000000","message":"There will be some developer impact vis-à-vis new functionality that will be available to devs.","commit_id":"6105f1201880f4cda9b389c6df72c92be81d59f8"}]}